Access specifier in SystemVerilog

0
votes

I am totally confused in access specifiers local,static,virtual,protected and automatic. give example or document for the same. Any Help appreciated a lot.

1
verilogsystem-verilog

1 Answers

1
votes

These access specifiers apply to class member declarations (variables, functions and tasks declared within a class)

  • local: these members may only be reference from within the class is is declared in.
  • static: these members are allocated up declaration of a class and are shared between all constructed objects
  • virtual: apply to class methods(tasks and functions) and are better explained here and here.
  • automatic: never used in the declaration of a class or any of its members.